

CLAIMS

Having thus described our invention, what we claim as new and desire to secure by Letters Patent is as follows:

1. A method of fabricating an electronic chip on a wafer, comprising:
 - 2 developing on a surface of said wafer a first mask at a predetermined lower resolution; and
 - 4 etching said first mask under a first set of conditions for a predetermined period to achieve a higher resolution mask.
1. The method of claim 1, wherein said first mask comprises of organic photo-sensitive resist material.
1. The method of claim 1, wherein said first set of conditions comprises an oxygen and nitrogen plasma etch, wherein
 - 3 a flow ratio of oxygen to nitrogen is between 0.25 and 2.5;
 - 4 a setting of an RF power is in the range of 50 to 200 watts; and
 - 5 a setting of a pressure is between 10 and 45 mTorr.

FIS920010077US1

- 1 4. The method of claim 1, further comprising:
2 etching, under a second set of conditions for a second predetermined
3 period, at least one layer of said wafer or at least one layer of material deposited
4 on said wafer, to remove at least a portion of said at least one layer to produce
5 features at said higher resolution.
- 1 5. The method of claim 4, wherein said second set of conditions comprises a
2 CF₄/ CHF₃/ Argon based hard-mask process for etching a gate oxide layer.
- 1 6. The method of claim 5, wherein said second set of conditions further
2 comprises a range of 20-80 sccm (standard Cubic Centimeters/Minute) for CF₄, 5-
3 15 sccm for CHF₃, and 40-200 sccm for argon.
- 1 7. A method of fabricating at least one electronic device or circuit on a wafer,
2 comprising:
3 developing a first mask on an outer surface of said wafer or of a layer of
4 material deposited on said surface to define a pattern for at least part of a structure
5 or circuit component for said electronic device or circuit, said first mask
6 comprising an organic photo-sensitive resist material;
7 performing a trimming process on said first mask to adjust dimensions of

FIS920010077US1

8 said pattern; and

9 using said trimmed first mask as a hard mask for an etching process to
10 remove material from at least one layer below said hard mask.

1 8. The method of claim 7, wherein said trimming process of said first mask
2 comprises an oxygen and nitrogen plasma etch, wherein
3 a flow ratio of oxygen to nitrogen is between 0.25 and 2.5;
4 a setting of an RF power is in the range of 50 to 200 watts; and
5 a setting of a pressure is between 10 and 45 mTorr.

1 9. The method of claim 7, wherein said etching process to remove material
2 from said at least one layer below said hard mask comprises a $\text{CF}_4/\text{CHF}_3/\text{Argon}$
3 based hard-mask process for etching a gate oxide layer.

1 10. The method of claim 9, wherein conditions of said etching to remove
2 material off at least one layer below said hard mask comprises a range of 20-80
3 sccm (standard Cubic Centimeters/Minute) for CF_4 , 5-15 sccm for CHF_3 , and 40-
4 200 sccm for argon.

FIS920010077US1

1 11. A method of controlling line width variation tolerances during fabrication
2 of electronic devices or circuits on a wafer, comprising:

3 developing a first mask on an outer surface of said wafer or of a layer of
4 material deposited on said surface to define a pattern for at least part of a structure
5 or circuit component for said electronic device or circuit, said first mask
6 comprising an organic photo-sensitive resist material;

7 performing a trimming process on said first mask to adjust dimensions of
8 features of said first mask; and

9 using said trimmed first mask as a hard mask for an etching process to
10 remove material from at least one layer below said hard mask.

1 12. A method, during fabrication of electronic devices or circuits on a wafer,
2 said devices or circuits having both isolated features and nested features, of
3 controlling line width variation tolerances of said isolated features relative to said
4 nested features while independently achieving a target critical dimension,
5 comprising:

6 establishing a first set of conditions for an RF etch process that achieves
7 said target critical dimension; and

8 controlling a level of said RF power as a parameter to independently
9 control said line width variation tolerance of said isolated features relative to said

FIS920010077US1

10

nested features.

1 13. An electronic device or circuit fabricated at least in part by the method
2 defined in claim 1.

1 14. An electronic device or circuit fabricated at least in part by the method
2 defined in claim 7.

1 15. An electronic device or circuit fabricated at least in part by the method
2 defined in claim 11.

1 16. An electronic device or circuit fabricated at least in part by the method
2 defined in claim 12.

2010-07-12 10:22:20

FIS920010077US1